Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
What's new
10
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Open sidebar
sdiy
clockgen
Commits
a0743b43
Commit
a0743b43
authored
Nov 08, 2018
by
David Huss
💬
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Made simulation more beautiful : )
parent
e39b70ce
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
README.md
README.md
+1
-1
No files found.
README.md
View file @
a0743b43
...
...
@@ -3,6 +3,6 @@ Simple bipolar clock generator with PWM, buffered outputs, one inverted output a

Simulation
[
is here
](
http://tinyurl.com/y
bsu7nqu
)
Simulation
[
is here
](
http://tinyurl.com/y
awqbrop
)
v0.1 20181108
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment